Semiconductor Engineering

Semiconductor Engineering was established by a diverse group of chip designers, engineers, journalists, users, industry organizations, and standards groups to offer valuable insights into the intricate processes of semiconductor design, testing, verification, integration, and manufacturing, as well as the market trends that drive these activities. The aim of this platform is to deliver practical, independently created content through focused monthly newsletters, weekly updates, timely news alerts, videos, independent research, and a forum for discussion and inquiry. Although the site is backed by sponsors, the content produced by our team adheres to the highest standards of journalistic integrity and impartiality. All articles are professionally crafted and vetted by independent journalists and engineers who possess extensive industry expertise, with vendor participation limited to offering insights rather than promoting their products. Founded in 2008, Sperling Media Group LLC focuses on providing a transparent flow of unbiased information concerning technology and business matters in specialized yet demanding markets. In an era of increasing complexity, where genuine insights are crucial, the availability of independent information sources is dwindling.

International

English

Online/Digital

Outlet metrics

Domain Authority

Ranking

Global

#261569

United States

#158204

Computers Electronics and Technology/Computer Hardware

#375

Traffic sources

Monthly visitors

Articles

How Secure Are Analog Circuits?

2 days ago | semiengineering.com | Ed Sperling

The move toward multi-die assemblies and the increasing value of sensor data at the edge are beginning to focus attention and raise questions about security in analog circuits. In most SoC designs today, security is almost entirely a digital concern. Security requirements in digital circuits are well understood, particularly in large data centers and at the upper end of edge computing, which are dominated by digital computing.
Blog Review: June 4

3 days ago | semiengineering.com | Jesse Allen

In a podcast, Siemens’ Conor Peick, Dale Tutt, and Mike Ellow chat about the implications of the software-defined transition, how it affects semiconductor development, and why it seems to be leading more companies towards developing their own silicon. Cadence’s Vinod Khera shows off a Linux-based audio development platform for prototyping AI audio applications with support for real-time audio processing and low-latency DSP tasks.
Research Bits: June 3

4 days ago | semiengineering.com | Jesse Allen

Imaging power electronicsResearchers from the Institute of Science Tokyo, Harvard University, and Hitachi used diamond quantum sensors to analyze the magnetization response of soft magnetic materials used in power electronics.
On The Ground At ECTC 2025

5 days ago | semiengineering.com | Gregory Haley

Home > Home > On The Ground At ECTC 2025 Inside Chips Podcast: Much more efficient computing, faster interconnects, and panel-level packaging.
The DAC Valuation

1 week ago | semiengineering.com | Brian Bailey

The Design Automation Conference is approaching fast, and the evidence of a funding gap is in plain sight. An entire day of the technical conference has been dropped. This is disheartening to say the least, and in the long term it may be a very costly mistake. The problems started when the Internet bubble burst in 2000. Until then, DAC was growing to the point whereby few convention halls were large enough.
Executive Outlook: Chiplets, 3D-ICs, and AI

1 week ago | semiengineering.com | Ed Sperling

Semiconductor Engineering sat down to discuss chiplets and the challenges of moving to 3D-ICs with Bill Mullen, Ansys fellow; John Ferguson, senior director of product management at Siemens EDA; Chris Mueth, senior director of new markets and strategic initiatives at Keysight; Albert Zeng, senior engineering group director at Cadence; Anand Thiruvengadam, senior director and head of AI product management at Synopsys.
A Balanced Approach To Verification

1 week ago | semiengineering.com | Brian Bailey

First-time chip success rates are dropping, primarily due to increased complexity and attempts to cut costs. That means management must take a close look at their verification strategies to determine if they are maximizing the potential of their tools and staff. Using simulation to demonstrate that a design exhibits a required behavior has been the cornerstone of functional verification since the dawn of the semiconductor age. When designs were small, this was a simple and effective method.
Optical Interconnectivity At 224 Gbps

1 week ago | semiengineering.com | Ed Sperling

Home > Systems & Design > Optical Interconnectivity At 224 Gbps Pros and cons of replacing copper with optical in data-intensive AI systems.
Blog Review: May 28

1 week ago | semiengineering.com | Jesse Allen

Siemens’ Patrick Hope considers how to fully perform post-route signal integrity verification on PCB designs while maintaining the project’s timeline by implementing a progressive verification methodology that enables signal integrity experts to focus on issues that demand their expertise rather than simple errors.
Inside Chips Podcast: May 27

1 week ago | semiengineering.com | Gregory Haley

Home > Home > Inside Chips Podcast: May 27 News and insights from imec ITF World 2025. Jo De Boeck, chief strategy officer and EVP at imec, talks with Semiconductor Engineering Technology Editor Gregory Haley about system technology co-optimization and the intersection of technology and AI.